

AN EFFICIENT GLITCH MITIGATION TECHNIQUE FOR LOW-POWER MULTIPLIER CIRCUITS

Dr. V.PRAVEEN KUMAR, Associate Professor &HOD,
Department of ECE,

SREE CHAITHANYA INSTITUTE OF TECHNOLOGICAL SCIENCES, KARMINANGAR

ABSTRACT: A couple of significant methods for processing digital signals that involve multiplication are filtering and the fast Fourier transforms (FFT). A common tool for achieving lightning-fast processing speeds is the parallel array multiplier. The majority of a digital signal processor's power goes into its multipliers, therefore finding ways to make them more efficient is a key component of developing low-power DSP systems. Constructing a full adder (FA) with minimal power consumption is a straightforward solution. Alterations done to the building can potentially compromise its strength. If required, omit sections that do not contain any missing goods. Several multipliers are constructed from a low-power, complete adder that uses ten transistors, as described in this article. In order to evaluate various instruments, these criteria are utilized. A fine-grained MTCMOS cell can prevent power leakage by utilizing power gating.

Keywords: Multiplier, Glitch, Power gates, Half adder and Transmission gates

1.INTRODUCTION

The upcoming wave of wireless networks will necessitate efficient and lightning-fast digital signal processing (DSP) system-on-chip (SoC) components. Because it controls processing speed and power consumption, the multiplier is a crucial component of digital signal processors. In order to facilitate the use of convolution and filtering procedures, the majority of digital signal processors (DSPs) incorporate a multiplication unit. The multiplier modifies the efficiency of several DSP algorithms. Nevertheless, low-power design has become an integral aspect of developing portable computers due to the increasing demand for fast computers with multimedia capabilities. We need to develop a quicker adder since it has the highest latency among all multiplier processes. Many programs rely on boosters to ensure optimal performance. Digital signal processing in real time, computers, and software that deals with floating points are three such instances. Theoretically and practically, developing high-speed multipliers with low power consumption is of great importance to computer scientists and engineers. Very large-scale integration (VLSI) has inspired and facilitated a plethora of new methods and practical uses. The proposed fast multiplication algorithm adds two $2(n-1)$ -bit values using a good carry-look-ahead adder (CLA) without storing the result until the very end. For other tasks, other considerations, such as requirement for space, energy efficiency, or speed, may take precedence. It is believed by the Multiplier's creator that this number might serve as its foundation. The optimal operating current for the Multiplier was determined to be low. This suggests that power is more crucial than speed or strength, while both are necessary. Priorities should be size and speed rather than power.

When processing signals, a component of contemporary music software known as multipliers consumes the greatest amount of power. To reduce the likelihood of array multiplier errors and their propagation across a program, three primary approaches have been proposed.

- **Shortening full-adder chains.**
- **Equalizing internal delays.**
- **Aligning sum and carry signals.**

We begin by improving the performance of a static CMOS device by including an MTCMOS cell. Administrative expenses and energy consumption are likely to be considerable on a typical building site. For this reason, MTCMOS cells are preferred over traditional CMOS circuits because to their reduced power consumption and footprint. Because you are here, a great deal of power is being lost.

Multiplier circuits are essential in today's embedded systems and digital signal processing (DSP) for performing mathematical operations such as filtering, convolution, picture processing, and control. As devices shrink in size and rely more on battery power, low-power arithmetic units are becoming increasingly critical. Particularly in combinational circuits like multipliers, CMOS circuits are power hogs due to glitching, which occurs when an undesired, transient signal changes as a result of varying input arrival timings. An integral aspect of design is minimizing errors; processing times and power consumption are both negatively impacted by incorrect transitions.

Applications with low frequencies, such as portable devices, sensor nodes for the Internet of Things, and biomedical signal processing, place additional power demands on the system and necessitate multiplier designs that function effectively at reduced clock speeds. A power outage, even at a moderate operating frequency, can significantly impact overall energy consumption. Therefore, to enhance multipliers for low-frequency operation, it is necessary to eliminate unnecessary processes rather than only increasing the voltage or frequency. Concurrent signal modifications occur as a result of problem-solving strategies such as operand isolation, balanced routing, pipelining, and low-power partial-product reduction trees. Methods like these significantly reduce dynamic power usage by stabilizing internal nodes and managing the temporal gap between input signals. Therefore, highly efficient, low-power multipliers compatible with smart technology and next-generation embedded systems necessitate flawless or nearly flawless performance. This highlights the need of fault prevention in designing reliable and long-lasting digital circuits. There's no better method to preserve power than this.

2.SUBSYSTEM

DESIGNCOMPONENTS

Power gating

One way to reduce power consumption is by using Power Gating. Power gating allows for the temporary deactivation of specific circuit blocks while they are in operation. The overall power loss of the semiconductor is reduced as a result. Another term for briefly disabling to conserve power is "inactive mode" or "low power mode." Inactive mode is used when the components of the circuit are no longer needed. By alternating between the two modes at optimal times, you may boost performance while reducing energy use. To maximize energy

savings, power gating disables blocks that aren't in use while in that mode. Classification of multipliers is possible according to their function, construction, and design.

Types of Multipliers

One way to differentiate between the multipliers displayed below is by referring to these factors.

Array Multiplier

Combinational multipliers are a good fit for the array multiplier architecture. Bits are acquired simultaneously. It takes time to locate the product depending on how fast the adders work. An " n^2 " AND gate and " $n(n-1)$ " complete adder are necessary for an n -bit multiplier to function. The array multiplier's counters and compressors are connected in a certain order for each bit section of the Partial Product parallelogram.




Fig1: Array multiplication architecture

Tree multipliers

A variety of array types are at your disposal, including one-dimensional, two-dimensional, and higher-order arrays. In order to expedite the assembly of minute components, we employ a hierarchical structure resembling a tree. Compressors are organized hierarchically for each bit sector in the PP parallelogram. When speaking, they are frequently interchangeable. Trees are typically more efficient than arrays, even though they both utilize the same amount of compressors to minimize their intermediate outputs.

Serial multipliers

Digital signal processing makes use of bit-serial or bit-parallel mathematics. Reduced space requirements on semiconductors is the primary advantage of bit-serial math. Two distinct strategies can be employed to accomplish this objective. Eliminating the larger vehicles simplifies the wiring design. The second piece of advice is to employ short connections and compress the semiconductor so that the functioning components can fit. The bit products of multiple bits are added to each accompanying time frame when shift addition is performed. The majority of bit-serial multipliers function in this way. S/P multiplier-accumulators, serial/parallel multipliers, and inverted serial/parallel multipliers are the three primary varieties of bit-serial multipliers.

Transmissiongates

In order to create a CMOS transmission gate, two field-effect transistors (nFETs) are connected in parallel. The nFET M_n responds to the identical matching signal s as the pFET M_p . These connections allow the two to swap electrically between states x and y . We may have a better understanding of the switch's operation by comparing the two examples for s . For values of s equal to zero, the nFET is disabled. The TG functions as an open circuit when $s = 1$, since the pFET is also turned off at the same time. X and Y do not exist in this context as one. However, the transfer of power from x to y through the TG is simplified when both FETs are operational at $s=1$ and $s=0$. Since this is analogous to activating a nFET, which permits writing, it makes perfect sense. This assertion holds true if you consider x to be an input and y to be an output. However, you may still turn the TG in either direction. What the letter "TG" stands for is this. The fact that it is bidirectionally formed by two lines implies that data can travel in either direction. It is evident from the drop that the wire is attached to the pFET gate. Two managers, S and \bar{S} , are in charge. Both the left-to-right and right-to-left directions are possible for sending voltages from 0 to v_{DD} through a transmission gate. The transistors' series configuration is to blame for this. As opposed to the nFET's single "0" voltage level, the pFET transmits the full source voltage, V_{DD} . Make sure that the first paragraph of every section or header is left-aligned and flat-formatted. The next paragraphs should be five spaces separated. After the colon at the beginning of an equation, there is no space. The only way to identify an equation in the book is by looking at its numerical value.




Fig2:Spliced transmission

3.DESIGN OF MULTIPLIER CIRCUIT STRUCTURES

CELL-1 STRUCTURE

You can think of the 4×4 bit array multiplier as having two primary components. You can find them in what are called Cells 1 and 2. In Figure 3, we can observe Cell-1 in its typical 36-transistor complete adder state.




Fig3:A representation of the structure envisaged for cell-1.

CELL-2STRUCTURE

Cell-2, the second set of cells, consists of MTCMOS cells and complete adders with 10 transistors. This layout, together with 10 transistors, enables the construction of fully functional Cell-2 adders. Figure 4 shows the overall design of Cell 2.




Fig4:A representation of the structure envisaged for cell-2.

4. DESIGN OF 4X4 ARRAY MULTIPLIER BLOCK

Cells 1 and 2 served as templates for the 4x4 array multiplier.




Fig 5: A representation of the intended 4x4 Array Multiplier.

Simulated result and layouts

The following figure shows the steps that are taken when the cell-1 and cell-2 components are assembled to form a 4x4 array multiplier.




Fig6: The result of the simulation



Fig7:for design output

5.CONCLUSION

When designing, power optimization can be done at any level: system, algorithm, architectural, logical, and circuit. This tiny, low-power full adder achieved its one-bit accuracy goal. This design is more effective and uses less power because the circuit includes fewer transistors. Approximately 65–70% of the aforementioned territory has undoubtedly gone dark. In addition to being compatible with a wide variety of multipliers, this complete adder consumes very little power. Because of its anticipated frequency of use, it is a crucial component. The production rate of each subassembly is increased by 50% for every additional multiplier.

REFERENCES

1. johnp.ujemura“cmoslogiccircuitdesign”springerinternationaledition-200534
2. john p.ujemura“chip design for submicronvlsi”thomsonindia edition-2007.
3. neilh.e.weste,davidharris,ayanbanerjee“cmosvlsidesign”thirdeditionpearsoneducationindi aedition-2006.
4. douglasa.pucknell, kamraneshragian“basicvlsidesign”prenticehallofindiapvtltdthird edition-2005.
5. M. Alioto and G. Palumbo, “Analysis andcomparisononfulladderblockinSubmicron technology,” IEEE Trans. VeryLarge Scale Integer.(VLSI) Syst., vol. 10,no.6,pp.806–823, Dec.2002.
6. J.-H.Chang,J.Gu,andM.Zhang,“Areview of 0.18-m fulladderPerformancesfor tree structured arithmetic circuits,” IEEETrans.VeryLargeScaleInteger.(VLSI)Syst.,vol.13,no.6,pp.686–695, Jun.2005.M.Shams, T. K. Darwish, andM.A.Bayoumi,“PerformanceanalysisofLow-power 1-bit CMOS full adder cells,” IEEETrans. VeryLarge ScaleInteger.(VLSI)Syst.,vol.10,no.1,pp.20–29, Feb.2002.